





**Question 3 [2 points].** *VHDL: sending data without the help of a clk*

Next you have a VHDL code of the *layer 3* of the FPGA course project written by one of the lab groups during this semester. Signal `dat_out` should be read by an ATmega328P AVR microcontroller when `en_out` changes from '0' to '1'.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity layer3 is
  port (clk, clk_en_in: in std_logic;
        dat_in: in std_logic_vector(4 downto 0);
        dat_out: out std_logic_vector(3 downto 0);
        en_out: out std_logic);
end;

architecture rtl of layer3 is
  signal state: std_logic:= '0'; -- '0' waits for silence, '1' waits for tone
begin
  process(clk)
  begin
    if rising_edge(clk) then
      if clk_en_in = '1' then
        case state is
          when '0' =>
            en_out <= '1';
            if dat_in = "10000" then state <= '1'; --silence
            end if;
          when '1' =>
            en_out <= '0';
            if (dat_in /= "10000") and (dat_in /= "10001") then --tone
              dat_out <= dat_in(3 downto 0);
              state <= '0';
            end if;
          end case;
        end if;
      end if;
    end process;
  end;
end;
```

- a) Draw the actual digital waveform of (`clk`, `clk_en_in`, `state`, `dat_in`, `dat_out` and `en_out`). Consider that there is one `clk_en_in` for every three `clk`, and that `dat_in` alternates between a silence and a tone.



- b) Discuss if `en_out` changes at the right moment from '0' to '1'. If not, modify the code (you can erase or add code next to the printed code).



**Question 4 [3 points].** *VHDL: a FSM implementation*

Consider again the previous code.

- a) Write a *valid* FSM with the *style* that uses three *process*.
- b) Discuss the reduction in the number of registers achieved by this implementation.
- c) Draw the digital waveform of the relevant signals.

