# Digital Systems - 0

Pere Palà Schönwälder

iTIC http://itic.cat

February 2025

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ 三三 - のへぐ

### Introduction

- VHDL: VHSIC Hardware Description Language
   VHSIC: Very High Speed Integrated Circuit
- IEEE Standard (Institute of Electrical and Electronic Engineers)

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

▶ VHDL-87, VHDL-93, VHDL-2002

#### std\_logic\_1164

Standardized package : std\_logic\_1164

```
type std_ulogic is ( 'U', -- Uninitialized
 'X', -- Forcing Unknown
 'O', -- Forcing zero
 '1', -- Forcing one
 'Z', -- High Impedance
 'W', -- Weak Unknown
 'L', -- Weak zero
 'H', -- Weak one
 '-' ); -- Don't care
```

This is used in almost any VHDL file

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

library ieee; use ieee.std\_logic\_1164.all;

### Example: AND gate

```
library ieee;
use ieee.std_logic_1164.all;
entity and_gate is
    port( a, b : in std_logic;
        y : out std_logic);
end and_gate;
architecture logic_and of and_gate is
begin
    y <= a and b;
end;
```



▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

- entity: connections to the outside world
- architecture: what it does

### Identifiers

- Case insensitive: AND is the same as aNd
- Reserverd words
  - entity, or, and, register, begin, ... The editor usually highlights them!
- Only alphabetic letters ('Aa' to 'Zz'), decimal digits ('0' to '9') and the underscore character ('\_')

- Must start with an alphabetic letter
- May not end with an underscore character
- May not include **two** successive underscore characters

# Example: Full Adder



### Example: Full Adder

```
library ieee;
use ieee.std_logic_1164.all;
entity full_adder is
   port( a, b, c_in : in std_logic;
         s, c_out : out std_logic);
end full_adder;
architecture arch_1 of full_adder is
   signal temp : std_logic;
begin
   temp <= a xor b;</pre>
   s <= temp xor c_in;</pre>
   c_out <= (a and b) or (c_in and temp);</pre>
end;
```

All assignments are concurrent! This is exactly the same:

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

```
s <= temp xor c_in;
c_out <= (a and b) or (c_in and temp);
temp <= a xor b;</pre>
```

### Testing. Classical instantiation

```
library ieee;
use ieee.std_logic_1164.all;
entity full_adder_tb is
end full_adder_tb;
architecture behav of
             full adder tb is
 component my_adder
 port(a,
       b.
       c_in : in std_logic;
      s,
       c_out: out std_logic);
   end component ;
   for dut : my_adder use
      entity work.full_adder;
signal t_a,t_b,t_c_in,
       t_s,t_c_out:std_logic;
```

```
begin
dut : my_adder port map
       (a => t a,
        b => t_b,
        c_{in} \Rightarrow t_c_{in}
        s => t s.
        c_out => t_c_out);
process
  begin
  t_a <= '0';
  t b <= '0':
 t_c_in <= '0';
  wait for 1 sec:
ta <= '0':
  t_b <= '1';
  t_c_in <= '0';
  wait for 1 sec:
  wait;
end process ;
end behav ;
```

◆□▶ ◆□▶ ◆三▶ ◆三▶ ○三 の々で

### Testing. Direct instantiation

```
begin
  -- Direct DUT instantiation
  dut : entity work.full_adder
  port map (a => t_a,
            b \Rightarrow t_b,
            c_{in} \Rightarrow t_c_{in}
            s \Rightarrow t_s,
            c out => t c out):
  -- Stimulus process
  process
  begin
  t_a <= '0';
   t b <= '0':
  t c in <= '0':
   wait for 1 sec;
  ta <= '0':
   t_b <= '1';
   t_c_in <= '0';
    wait for 1 sec:
    wait:
  end process;
end behav:
```

# Testing/2

- \$ ghdl -a full\_adder.vhd
- \$ ghdl -a full\_adder\_tb.vhd
- \$ ghdl -e full\_adder\_tb
- \$ ghdl -r full\_adder\_tb --vcd=full\_adder\_tb.vcd
- \$ gtkwave full\_adder\_tb.vcd &

File Edit Search Time Markers View Help		
🔏 📋 🛍 🔍 🍳 🔍 🔶 🍋 🐳 🦆 🔶 From: 0 sec To: 2 sec 🛛 🥑 Marker:   Cursor: 666 ms		
▼ <u>S</u> ST	Signals	Waves 2.8
L 🚠 dut	Time	
	t_b	
	t_c_in	
Type Signals	t_c_out	
reg t a	t_s	
reg t_b		
reg t_c_in		
reg t_c_out		
reg t_s		
Filter:		
Append Insert Replace	<	